Last Sync: 2022-10-15 18:30:05

This commit is contained in:
tactonbishop 2022-10-15 18:30:05 +01:00
parent 6cbcd66a47
commit 1675099ac9

View file

@ -11,10 +11,12 @@ tags: [logic-gates, binary, memory]
The [logic circuit](/Hardware/Logic_Gates/Logic_circuits.md) below demonstrates how memory can be created using [NAND](/Hardware/Logic_Gates/Nand_gate.md) gates. A single bit is stored in memory.
Interactive version of circuit: [https://circuitverse.org/simulator/edit/nand-mem](https://circuitverse.org/simulator/edit/nand-mem)
![](/img/nand-memory.svg)
Interactive version of circuit:
<iframe src="https://circuitverse.org/simulator/embed/nand-mem?theme=default&display_title=false&clock_time=true&fullscreen=true&zoom_in_out=true" style="border-width:; border-style: solid; border-color:;" name="myiframe" id="projectPreview" scrolling="no" frameborder="1" marginheight="0px" marginwidth="0px" height="500" width="500" allowFullScreen></iframe>
## Components
- **I** is where we input the bit that we want to remember.
@ -57,6 +59,6 @@ When **S** is `ON`, **O** will mirror whatever state **I** is in. However if you
The specific reason for this is that, if **S** is `OFF`, both **A** and **B** are `ON` since at Gate 1: `ON (I) + OFF (S) = ON` and `OFF (I) + OFF (S) = OFF` and at Gate 2: `OFF (Gate 1) + OFF (S) = OFF`
This is illustrated in the diagram below. The space occupied by **A** and **B** remains on regardless of the state of **I**.
This is illustrated in the diagram below. The space occupied by **A** and **B** remains on (note it is illuminated) regardless of the state of **I**.
![](/img/nand-mem-demonstrated.gif)