2022-06-04 16:00:04 +01:00
---
2022-08-20 12:30:04 +01:00
categories:
2022-08-21 11:00:04 +01:00
- Computer Architecture
2022-06-04 16:00:04 +01:00
- Electronics
- Hardware
2022-08-20 15:00:05 +01:00
tags: [logic-gates]
2022-06-04 16:00:04 +01:00
---
2022-11-22 07:30:05 +00:00
2022-06-04 16:00:04 +01:00
# AND gate
Just as we can create `NOT` logic from a NAND gate, without the `AND` conditions, we can create a circuit that exemplifies the truth conditions of `AND` just by discluding those of those of `NOT` .
When we attach two NAND gates in sequence connected to two switches as input this creates the following binary conditions:
2022-11-22 07:30:05 +00:00
```
2022-06-04 16:00:04 +01:00
A B Output
_ _ _____
1 1 1 (1)
1 0 0 (2)
0 1 0 (3)
0 0 0 (4)
2022-11-22 07:30:05 +00:00
```
2022-06-04 16:00:04 +01:00
Which is identical to the truth table for `AND` :
2022-11-22 07:30:05 +00:00
```
2022-06-04 16:00:04 +01:00
p q p & q
_ _ _____
t t t (1)
t f f (2)
f t f (3)
2022-11-22 07:30:05 +00:00
f f f (4)
```
2022-06-04 16:00:04 +01:00
**An AND at 0 0 :**
**AND at 1 0 or 0 1 :**
**AND at 1 1**
